

- 1 -

Date: <u>1/23/04</u>	Express Mail Label No. <u>EV215 729564 US</u>
----------------------	---

Inventors: Thomas Farkas, Abram P. Dancy, Leif E. LaWhite and Martin F. Schlecht

Attorney's Docket No.: 1465.2017-00

## CHARGE PUMP WITH REDUCED NOISE

## RELATED APPLICATION

This application claims the benefit of U.S. Provisional Application No. 60/525,058, filed on November 25, 2003. The entire teachings of the above application are incorporated herein by reference.

## BACKGROUND OF THE INVENTION

Power converters, such as non-isolated DC/DC down converters, are often built using integrated control circuits. These control IC's direct the operation of the power converter's power stage, and they implement various control functions that are required to create a well-behaved power converter under all operating conditions.

One such control function provided by some control IC's is that of a bias supply to provide power to the controller's internal circuitry and to the driver of the power MOSFET gates. The Intersil ISL6526, for example, is specified to operate from supplies of 3V to 5.5V. When operated from supplies of 3V to 3.6V, a bias supply in the form of an internal charge pump is used to generate the higher voltages required for the IC's internal circuitry and for a gate drive voltage that will result in full enhancement of the power MOSFETs. When operated from supplies of 4.5V to 5.5V this charge pump is bypassed and the internal circuitry is powered directly from the input voltage supply.



## SUMMARY OF THE INVENTION

The operation of a charge pump, such as that in the ISL6526 controller, can produce electrical noise. This noise affects the operation of other circuitry both within the controller IC and nearby on the PCB. Artifacts of this noise can cause the power MOSFET switching times to be affected, resulting in excessive input and output ripple, acoustic noise, or other objectionable or erratic behavior.

This document describes methods to reduce the noise generated by a charge pump. Depending on the operating point ( $V_{in}$ ,  $V_{out}$ , and  $I_{out}$ ), different amounts of noise are generated by a charge pump. The circuitry of this invention monitors this operating point and applies appropriate noise reduction measures, consistent with maintaining the critical operations of the charge pump.

## BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.

Figure 1, Intersil ISL6526 PWM IC Block Diagram

Figure 2, Charge Pump Internal Switches

Figure 3, Charge Pump with Noise-Reducing Resistor,  $R_t$ , in series with Pump Capacitor,  $C_t$

Figure 4, Charge Pump with Current-Limiting Resistor and Comparator-Controlled MOSFET Bypass Switch

Figure 5, Charge Pump with Linear Regulator

Figure 6, Charge Pump with Linear Regulator using Shunt Reference

Figure 7, Charge Pump with Noise-Reducing Resistor,  $R_t$ , in series with its Input

Figure 8, Charge Pump with Noise-Reducing Resistor,  $R_t$ , in series with its Output

Figure 9, Step Down Charge Pump



Figure 10, Inverting Charge-Pump

Figure 11, Non-integrated Charge Pump with Synchronous Buck or Half-Bridge Converter (prior art)

Figure 12, Circuit with Integrated Resistively Current-Limited Charge Pump for  
5 Startup and Regulated External Charge Pump for Steady-State Operation

## DETAILED DESCRIPTION OF THE INVENTION

A description of preferred embodiments of the invention follows.

While this invention has been particularly shown and described with references  
to preferred embodiments thereof, it will be understood by those skilled in the art that  
10 various changes in form and details may be made therein without departing from the  
scope of the invention encompassed by the appended claims.

Figure 1 shows the internal block diagram of a typical PWM controller, this one  
is Intersil's ISL6526. Of note is the Charge Pump section.

For the purposes of this discussion it is a standard 4-switch charge pump as  
15 shown in Figure 2, but any charge pump may be used. In this instance the Vcc pin is  
tied to the input source Vin, and CPVout is the charge pump output. This arrangement  
yields, under normal operating conditions,  $CPVout > Vin$ .

There are many ways to control such a charge pump. The simplest is just to  
alternately open and close switch pairs S1A/S1B and S2A/S2B at a set interval or  
20 frequency. When S1A and S1B are closed, pumping capacitance Ct is charged to Vcc,  
which is normally the input supply voltage, Vin. Then, when S1A/S1B are opened and  
S2A/S2B are closed, Ct is placed in series with Vin and across CPVout and Cdcpl. If  
this switching is repeated indefinitely, CPVout will approach  $2 * Vin$ . Since it tracks  
Vin, this simple method doesn't provide regulation of CPVout.

25 If regulation of CPVout is sought, a simple method to achieve this regulation is  
to leave the S1A/S1B switches on until the output voltage, CPVout, is determined to be  
below a minimum threshold. At this time switches S1A/S1B are turned off and  
switches S2A/S2B are turned on, again placing Ct in series with Vin and across  
CPVout. A portion of the charge on Ct will be transferred to Cdcpl and this capacitor's  
30 voltage will increase in proportion to that charge. When this charge transfer is  
complete, the S2A/S2B switches are opened and S1A/S1B are re-closed, charging Ct



from  $V_{in}$  again. If  $C_t$  is small compared to  $C_{dcpl}$ , then the charge transferred from  $C_t$  will have only a small (ripple) effect of the voltage across  $C_{dcpl}$ .  $C_t$  is left connected across  $V_{in}$  with  $S1A/S2A$  until  $CPV_{out}$  again decays to its minimum threshold.

In this manner,  $CPV_{out}$  will be regulated just above its minimum threshold.

- 5 Every time it sags to the threshold it is bumped up again by an amount of the charge transferred from  $C_t$ . This method of regulation is used, for example, in the charge pump integrated into the Intersil ISL6526 PWM controller.

For mathematical simplicity, assume that  $C_{dcpl}$  is  $\gg C_t$  and that the ripple on  $CPV_{out}$  is small enough to be ignored. When  $C_t$  is charged from  $V_{in}$ , it takes on  $Q_{chg} = C_t \cdot V_{in}$ . When it is then connected to  $C_{dpl}$ , a portion of that charge is transferred to  $C_{dpl}$ . When the transfer is complete,  $C_t$  will have a voltage of  $CPV_{out} - V_{in}$  on it and thus have charge  $Q_d = C_t \cdot (CPV_{out} - V_{in})$ . The difference between those two charges is the amount transferred to  $C_{dcpl}$ :  $Q_t = C_t \cdot (2V_{in} - CPV_{out})$ . Of course  $Q_t$  is the exact same amount of charge that will be put back on  $C_t$  when  $C_t$  is switched back across  $V_{in}$ .

- 15 At the instant of the switching transition, the resistance of the two switches in series,  $2 \cdot R_{sw}$  (and other small parasitics), is the only limitation on the currents that flow. It is classic circuit analysis to derive the equation of the current during a transition:

$$I_t(t) := \frac{2V_{in} - CPV_{out}}{2R_{sw}} \cdot e^{\frac{-t}{\tau}} \quad \tau := 2R_{sw} \cdot C_t$$

- 20 These are exponentially decaying spikes of current. The height of the spike is  $(2V_{in} - CPV_{out})/2R_{sw}$ . The frequency of switching also depends on  $V_{in}$ ,  $CPV_{out}$ , and the current drawn from  $CPV_{out}$ ,  $I_{out}$ .

$$F_{sw} := \frac{I_{out}}{Q_t} \quad F_{sw} := \frac{I_{out}}{(2V_{in} - CPV_{out}) \cdot C_t}$$

And the ripple amplitude on  $CPV_{out}$

$$V_{ripple} := (2V_{in} - CPV_{out}) \cdot \frac{C_t}{C_{dcpl}}$$



Note that as  $V_{in}$  decreases to  $CPV_{out}/2$ , the current spike and the ripple vanish, but the frequency becomes infinite. On the other hand, as  $V_{in}$  increases to  $CPV_{out}$ , the current spikes have height  $V_{in}/2R_{sw}$ , the ripple is  $V_{in} \cdot C_t / C_{dcpl}$ , and the frequency drops to  $I_{out} / (V_{in} \cdot C_t)$ . Given typical circuit values it is quite reasonable to expect the  
5 current spike to approach 1A under these condition. These spikes of varying amplitude and frequency can create significant noise and interference in sensitive circuitry nearby.

The Intersil ISL6526 control IC attempts to overcome the sensitivity of its circuits to the noise spikes by synchronizing the charge pump to the PWM switching. At low  $V_{in}$ , the charge pump switches every PWM cycle, but as  $V_{in}$  rises the pump's  
10 frequency must drop to maintain  $CPV_{out}$ . The ISL6526 accomplishes this by allowing the charge pump to skip PWM cycles resulting in subsynchronous operation of the charge pump. Any resulting noise appears as a subharmonic disturbance in the circuit control signals and its terminal characteristics. For example, the charge pump's switching frequency may appear as an amplitude modulation signal on the converter's  
15 output voltage ripple.

The addition of a resistor,  $R_t$ , in series with the charge pump capacitor,  $C_t$ , as shown in Figure 3, serves to reduce the peak noise-generating currents and also force the charge pump to maintain a high switching frequency while operating at higher input voltages.

20 But  $R_t$ 's presence limits the charge pump's capability at low input voltages. To accomplish both quiet high-frequency operation at higher input voltages and full-power capability at lower input voltages a variable resistor may be used for  $R_t$ . This resistor can be adjusted, with other circuitry, for changes in input voltage, desired output voltage, or output loading.

25 For example, in Figure 4, a switching device, such as a MOSFET Q5, is placed in parallel with a fixed current limiting resistor  $R_t$  and controlled so as to bypass the resistor when the input voltage is below some threshold. A comparator, U1, is configured so that it pulls down the gate of the bypass FET Q5, turning it off, when the voltage at its inverting input terminal, connected to the input voltage or a scaled  
30 representation thereof, exceeds a reference voltage connected to its non-inverting input terminal. In this mode, when  $V_{in}$  is high, the charge pump runs with  $R_t$  in series with



Ct. When the input voltage is less than the reference level, the MOSFET gate is pulled high, turning on the MOSFET, and shorting out  $R_t$ . Though not necessarily required, hysteresis can also be added to the comparator's switching via R47 and R48.

5 Since the terminals of the switch Q5 will at times be at or near the level of the bias supply voltage, a higher drive voltage may be needed if a device such as an N-channel MOSFET is used. In the embodiment of Figure 4, the gate of an N-channel MOSFET Q5 is pulled up to a higher voltage which is in this instance generated by peak rectifying a high-side gate drive supply voltage (known as a bootstrap supply to those skilled in the art.)

10 Note that a MOSFET, with an inherent body diode, has the effect of providing current limiting in one direction only. A four-quadrant switching device, such as a complementary pair of MOSFETs or a JFET (Junction Field Effect Transistor), could be employed if the charge pump current also needs to be limited during the intervals when the charge pump capacitor is connected directly across the input voltage supply.

15 Alternately, the variable resistance in series with the charge pump may take on a continuum of resistance values. For example, the linear regulator embodiment shown in Figure 5 employs feedback control with op-amp, U2, to drive the MOSFET, Q5, at the DC gate voltage where it has just enough conductance to give a targeted output voltage,  $CPV_{ref}$ , and maintain synchronous operation. Effectively, a linear regulator has been  
20 added in series with the charge pump.

When adding this circuitry to an integrated (i.e., on-chip) hysteretically-controlled charge pump (having only an external capacitor), synchronous operation requires that  $CPV_{ref}$  be lower than the minimum voltage targeted by the integrated hysteretic controller, so that the controller turns on the internal switches S2A and S2B  
25 every cycle.

Resistor  $R_t$  is also included so that even if there is insufficient voltage supplying the linear regulator MOSFET initially, a small amount of power can be drawn through the charge pump for startup.

Figure 6 shows an alternative embodiment of this linear regulator approach,  
30 employing shunt reference, VR1, instead of an op-amp to implement the feedback control. VR1 could be any of numerous devices available, such as the National



Semiconductor LMV431, which combine the functionality of an op-amp and a voltage reference.

Of significance is that the noise-reducing circuitry might be placed in series with the input ( $V_{in}$ ), as shown by  $R_t$  in Figure 7. Though only  $R_t$  is shown for brevity, anyone skilled in the art could easily modify all of the foregoing regulating circuits for use with  $R_t$  in this position. The input voltage pin of the integrated circuit, however, may have internal connections to other circuitry (besides the charge pump), which require a direct connection to the input voltage source. In this case, placing the noise-reducing circuitry in series with the input source might disturb the operation of other functions of the integrated circuit.

The noise-reducing circuitry might also be placed in series with output ( $CPV_{out}$ ) of the charge pump, as shown in Figure 8. Again, only  $R_t$  is shown for brevity, and anyone skilled in the art could easily modify all of the foregoing regulating circuits for use with  $R_t$  in this position. With an integrated charge pump, however, this may not be feasible, since most of the charge pump load current would be directly drawn by the integrated circuit if, for example, it contains the gate drive circuitry for the power converter.

If the charge pump is separate from its load, that is, if it is not integrated into the PWM, then these alternative placements for the noise-reducing circuitry could well prove advantageous or simpler to implement than the versions presented above where it was placed in series with the pump capacitor,  $C_t$ .

The foregoing discussion concentrated on charge pumps configured as step-up converters where  $CPV_{out}$  is normally at a higher potential than the input,  $V_{in}$ , connected to the  $V_{cc}$  pin. This is the normal condition with PWM circuits designed to operate from relatively low input voltages, yet requiring higher bias voltages to operate their own circuitry and/or fully enhance power MOSFET gates. Other electronic circuits may, however, be designed for applications with input voltages too high for their internal circuitry and/or power MOSFET gates. In these applications, a step-down charge pump circuit, as shown in Figure 9, may be employed. Close examination will show that this is the same circuit as in Figure 2 with the  $V_{cc}$  and  $CPV_{out}$  terminals swapped. This step-down charge pump could cause the same sorts of noise producing



current spikes and ripples. The above noise reduction methodologies are entirely applicable to step-down charge pumps as well, and anyone skilled in the art could reconfigure the above noise reduction circuits for use with step-down charge pumps.

5 A third variant of the charge pump, one that inverts its input voltage polarity, is shown in Figure 10. Close examination will show that it is identical to that in Figure 9 with the CPgnd and CPVout terminals swapped. If V+ is supplied, then the pump creates V- and if V- is supplied the pump creates V+. These may have application in multiple output converters, or anytime both positive and negative bias voltages are required. Again, the inverting charge pumps could produce the same electrical noise and nearby circuitry could be similarly affected. Also again, anyone skilled in the art  
10 could re-configure the foregoing noise-reducing methodologies for application with inverting charge pumps.

Any of the aforementioned current limiting and feedback control methods can also be used with a non-integrated charge pumps. For example, in circuits with series-  
15 connected switches, such as a half-bridge or a synchronous buck converter, it is common to connect a pair of diodes and capacitors with the two main power switches to create a charge pump as shown in Figure 11, (prior art). Current limiting / noise reducing circuitry could then be inserted in series with the charge pump capacitor C24, or either of the diodes D1 or D2, depending on which current (input or output) needs to  
20 be limited.

The charge pump of Figure 11 only provides the bias supply voltage (larger than Vin) at CPVout when the switch mode controller operates the main switches Q6 and Q7. However, the controller may need this voltage in order to initiate the switching operation. The controller may therefore include an integrated charge pump but with  
25 insufficient capacity or with hysteretic control that results in undesirable subsynchronous operation. A proposed solution is shown in Figure 12, where both charge pumps are utilized. The integrated charge pump employs a current-limiting resistor, and the external charge pump uses a linear regulator control method such as that detailed in Figure 5 or Figure 6.

30 While the circuit solutions shown in the document could be constructed external to the control IC, they could also be contained within the control.